Memory Management and Paging

Key memory concepts

• Virtual memory gives each process a private address space.
• Paging maps virtual pages to physical frames.
• TLB caches recent page-table lookups.
• Page faults occur when required pages are not in RAM.

Address translation flow

CPU generates virtual address -> MMU checks TLB -> page table lookup (if miss) -> physical frame resolved -> data fetched.